Abstract-
I. INTRODUCTION
T HE efficiency of Class D voltage-switching inverters [1] , [2] is low at high frequencies due to switching losses [3] , [4] . To reduce switching losses, zero-voltage switching (ZVS), or soft-switching, techniques have been applied [5] - [9] . ZVS can be achieved if the following conditions are satisfied.
1) A shunt capacitor in parallel with each of the transistors [5] - [8] or a single capacitor in parallel with one of the transistors [9] is added. 2) A dead time is present in waveforms of the drive voltages of the transistors.
3) The load of inverter switches is inductive. 4) The magnitude of the inductor current at the switch turnoff is sufficiently high to recharge the shunt capacitor. The purpose of this paper is to present a numerical analysis of a Class D ZVS inverter with one shunt capacitor [9] , [10] in the time domain and validate this analysis with experimental results. Experimental waveforms are given for the inverter with and without shunt capacitor, and differences in the waveforms are discussed.
A discrete-time state-space approach is used in the simulation. The mathematical description of the circuit and the computational algorithm given in this paper are based on the Manuscript received October 7, 1996 ideas introduced in the fundamental and excellent work by Liou [11] . Many other successful approaches to simulation of analog-switched networks have been proposed, for instance, [12] - [16] . Detailed studies on problems associated with initial conditions and Dirac impulses in switched networks with ideal switches have been conducted [17] - [20] . The proposed methods focus on accuracy and generality. They provide means for simulation of networks with complicated topologies and a priori unknown switching instants. However, the general methods require a considerable effort in programming that often calls for an application of symbolic computational packages. On the other hand, using preprogrammed simulation tools, it is easy to lose physical insight into operation of a switched network. This paper shows that a discrete-time state-space approach has important advantages when applied by an experienced engineer to a design of a network with a simple topology. First, it allows the designer a fast check of a network's selected feature. In this example, this feature is a zero-voltage-switching condition. Second, the state-space description enables the understanding of certain topological properties of the simulated circuit. For the Class D ZVS series resonant inverter, it is the equivalency of a single shunt capacitor to two shunt capacitors for the ac component.
II. PRINCIPLE OF OPERATION
A circuit of an improved Class D ZVS inverter [9] is shown in Fig. 1(a) increases from approximately 1 to 0.3 V, causing diode to turn off. All the diode reverserecovery current flows only through the transistor . Since the voltage is kept low, the turn-off switching loss of the diode and the turn-on switching loss of the transistor are nearly zero. Because of the symmetrical structure of the circuit for the ac components, the switching losses during the next transition, i.e., the turn-on loss in switch and the turn-off loss in switch , are also eliminated.
III. MODEL OF THE INVERTER
Every linear time-invariant system can be described by a continuous-time state equation (1) where is the state vector, is the input vector, is the constant state matrix, and is the constant input matrix. When the continuous system is uniformly sampled, the sequence of solutions at the sampling instants takes on the form for (2) where and for a nonsingular . Equation (2) allows for almost exact simulation of a continuous-time system in an iterative way [14] .
A piecewise linear model of the Class D inverter of Fig. 1 (a) is depicted in Fig. 1(b) . The switches are modeled by periodically changing resistors in parallel with output capacitances of transistors. Thus, when the switch is OFF, the value of is and when the switch is ON, the value of is . It is assumed that both switches are identical. Therefore, the values of depend on the state of the switch in an analogous way as the values depend on the state of the switch . The capacitor represents the output capacitance of the switch , which is assumed to be linear. Capacitance consists of the output capacitance of switch (which is assumed to be linear) and the external capacitance . The circuit of Fig. 1(b) can be described by the state equation of the form given by (1), where (3) and . Note that capacitances and always occur as the sum . That means that they are topologically equivalent to one capacitance connected in parallel with one of the transistors.
IV. ALGORITHM
In general, switched electronic circuits are nonlinear systems. But their high nonlinearity is only due to periodic changes in the circuit structure caused by the operation of the switches. Between switching instants, such an electronic circuit can be represented as a linear electric network. In every cycle of the switching frequency, the switched electronic circuit goes through a number of linear configurations. If the voltages across capacitors and the currents in inductors are selected as the state variables, each configuration is described by (1) . For digital simulation purposes, it is very convenient to use the discrete-time model given by (2) . For a circuit with nonideal switches, the physical property of the state variables is their continuity. Therefore, the initial conditions of each configuration are the final values of the state variables from the earlier configuration. The conditions for switching instants are determined by the drive signals of the controllable switches or by the natural commutation of the switches. 
V. NUMERICAL ANALYSIS OF CLASS D INVERTER
In each cycle of operation, the ZVS Class D inverter, depicted in Fig. 1(a) , goes through several configurations. Their number and sequence depend on the operating conditions. For the model of Fig. 1(b ns. Fig. 2 shows steady-state simulated waveforms of the voltage across capacitor and the current through resistor when the dead time is zero and . In this case, the duty cycle of each switch is 0.5 and the circuit goes only through the first and the third of the configurations. Consequently, the switches are never simultaneously OFF or ON. Similar waveforms, but shifted by a half of the switching period, are obtained for the capacitor and resistor . The switch current waveform contains high spikes with a magnitude of A. These positive spikes cause the transistor switching losses and do not affect the rest of the circuit. Hence, the switching losses in transistor can be expressed as (4) where is the voltage across capacitor at turn-on. In the actual circuit, the current spikes may not be present because a MOSFET transistor behaves rather like a current source and not like a step changed resistor during switching action.
The switching losses can be reduced by introducing a dead time into the switch driving voltages [5] - [9] . One of the tasks is to calculate the maximum allowable value of the dead time at full load. This value is determined by the time instant when the current through the series-resonant circuit crosses zero from negative to positive values. The input impedance of the (5) where (6) and (7) Assuming that the current discharging the capacitor is constant and equal to , the minimum dead time is (8) where is the amplitude of the current through the resonant circuit and . Note that the minimum dead time is independent of the dc input voltage . Fig. 3(a) shows the normalized minimum dead time It can be seen that the minimum dead time decreases with at light loads and initially decreases and then increases with at heavy loads.
Since , the maximum value of the dead time obtained from (7) is (9) For the full load, the maximum dead time is ns. Fig. 3(b) shows the normalized maximum dead time versus at various normalized loads . It can be seen that increases with and decreases with the normalized load . Fig. 4 shows waveforms of the voltage across capacitor and the current through resistor at the full load resistance and the maximum dead time ns. The value of is greater than because the values of and are not taken into account in (9) . One can observe that the switch current does not contain positive spikes which correspond to switching losses. The negative current spikes are only due to the discrete method of simulation and can be reduced to any value by applying a smaller sampling period
They are not present in the actual circuit. Fig. 5 shows the waveforms of the voltage across capacitor and the current through resistor when the dead time exceeds the value of and is 1134 ns. Between a period when the negative current is conducted by diode and a period when the positive current is conducted by transistor , there is a period when both devices are OFF. The computer program simulates this situation by switching the abovementioned circuit configurations from the third configuration to the second one and again to the third. During the second configuration, and the current through is almost equal to zero. The turn-on of transistor occurs at nonzero voltage across capacitor . The switching losses are represented in Fig. 4(b) by positive current spikes of 42 A amplitude (not fully shown because of the figure scale).
Increasing the load resistance from to at the fixed dead time ns, one obtains similar waveforms to those of Fig. 4 . The absence of positive current spikes means that the circuit operates without switching losses. Fig. 6 depicts the waveforms of the voltage across capacitor and the current through resistor when the load resistance is greater than and is 300 . One can observe the positive current spikes representing switching losses. The dead time becomes too small to allow the voltage across the capacitance to fall to zero. This is because the current charging the capacitance is low for a high load resistance.
For a fixed switching frequency and a given minimum load resistance , the above procedure leads to estimation of a maximum allowable dead time and a range of the load resistance when the Class D inverter operates with no switching losses. Using the discrete-time modeling technique, one can investigate effects of other circuit parameters on switching losses. An increase in ratio will increase the maximum allowable dead time because it increases the phase shift between the resonant circuit voltage and current according to (9) . A change in will not affect the maximum dead time since it does not change the time instant when the resonant current crosses zero.
VI. EXPERIMENTAL RESULTS
The inverter circuit of Fig. 1(a) was built and tested, using Motorola MTP5N40 MOSFET's as switches and , resonant inductor H, resonant capacitor nF, nF, , and a Unitrode UC 2525 driver of the power MOSFET's. The dc input voltage was V, the resonant frequency was 108 kHz, and the switching frequency was 119 kHz. The aforementioned components correspond to the characteristic impedance and the loaded quality factor . The measured output power was 50 W. Fig. 7 shows experimental current and voltage waveforms of the bottom switch without shunt capacitor and with shunt capacitor nF. Fig. 7(a) shows the waveforms of switch current and drain-to-source voltage of the bottom switch for one cycle. It can be seen that the drain-to-source voltage waveform was approximately rectangular for and trapezoidal for nF. Fig. 7(b) shows the waveforms at the turn-on transition of the switch in the enlarged scale. In both cases, the waveforms of the switch current and voltage were nonoverlapping, resulting in zero turn-on switching loss. Fig. 7 (c) displays the waveforms at the turn-off transition of the switch . In the inverter without the shunt capacitor, the switch voltage had begun to increase before the switch current reached zero. On the other hand, in the inverter with the shunt capacitor, the switch current and voltage waveforms did not overlap. As a result, the turn-off switching loss was zero.
VII. CONCLUSIONS
A Class D ZVS inverter with a single shunt capacitor has been simulated using a discrete-time state-space method and experimentally verified. The simulation method is capable of analyzing circuits that generate high current (or voltage) spikes. The algorithm is easy to implement and control using software for matrix computations, e.g., MATLAB. Since it is fast, it allows for efficient interactive mode of operation. The state-space description gives a good insight into topological properties of a simulated circuit. The major drawback of the state-space method is the necessity to formulate a statespace description for each topological mode of the simulated circuit. The tradeoff among speed, accuracy, and memory requirements is of lesser importance with continuous advances in computer technology. The state-space discrete-time method can be a powerful simulation and analysis tool when applied by an experienced engineer to not overly complicated powerconverter topology.
The discrete-time simulation of the ZVS series resonant inverter has confirmed that it is possible to eliminate switching losses by using a shunt capacitor and a dead time. It follows from the state-space equations that the shunt capacitor can be connected in parallel with one of the switches or divided into two capacitors. Therefore, it suffices to use only one shunt capacitor in a practical circuit. ZVS can be achieved in a limited range of load resistances. At light loads, the amplitude of the current through the resonant circuit is low. As a result, recharging of the shunt capacitor becomes slow and the dead time is too short to reduce the switch voltage to zero. On the other hand, the dead time cannot be too long because the transistor should be turned on when the switch current is negative.
Two Class D inverters were built: one without the shunt capacitor and the other with the shunt capacitor. The current and voltage waveforms of the bottom switch were observed and compared. In the circuit without the shunt capacitor, the switch current and voltage waveforms were simultaneously nonzero during the turn-off transition, causing switching loss. In contrast, in the inverter with the shunt capacitor, the switch current and voltage waveforms were displaced with respect of time, yielding zero switching loss.
In the inverter with a series-resonant circuit, the magnitude of the inductor current decreases with the load resistance. For this reason, the load range in which ZVS operation is achievable is narrow. However, this drawback does not exist in an inverter in which the load is connected in parallel with the resonant capacitor, e.g., in parallel resonant inverter [21] . An analysis of such circuits is recommended for further research.
